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A Breakdown Voltage Multiplier
for High Voltage Swing Drivers
Sam Mandegaran, Student Member, IEEE, and Ali Hajimiri, Member, IEEE
Abstract—A novel breakdown voltage (BV) multiplier is intro-
duced that makes it possible to generate high output voltage swings
using transistors with low breakdown voltages. The timing analysis
of the stage is used to optimize its dynamic response. A 10 Gb/s op-
tical modulator driver with a differential output voltage swing of
8 V on a 50
 load was implemented in a SiGe BiCMOS process. It
uses the BV-Doubler topology to achieve output swings twice the
collector–emitter breakdown voltage without stressing any single
transistor.
Index Terms—Breakdown voltage (BV), breakdown voltage
doubler, BV-Doubler, breakdown voltage multiplier, BV-multi-
plier, driver, optical modulator driver, SiGe.
I. INTRODUCTION
RECENTLY, there has been a great deal of interest insilicon-based high-speed integrated circuits for wire-
line communications due to cost advantages and integration
prospects. While most of the building blocks in a fiber optics
transceiver have been implemented and demonstrated in silicon
at 10 Gb/s and above [1]–[6], the optical modulator electrical
driver, for output voltages over 3 Vpp, has been primarily done
in compound semiconductors [7]–[11]. This is mainly due to
breakdown limitations of silicon transistors and large required
voltage swings of today’s high-speed optical modulators.
Furthermore, the process technology disparity between the
driver and the rest of the transceiver results in additional cost
and performance penalties. This paper introduces a breakdown
voltage (BV) doubler topology that overcomes the breakdown
limitations of the transistors by design and enables high-speed
broadband drivers with a large voltage swing in silicon.
Existing electro-absorption and Mach–Zehnder (MZ) optical
modulators require voltage swings typically in the range of
4–8 V to achieve a high extinction ratio, i.e., to switch the
light on and off effectively. Such a large voltage swing poses
a challenge for silicon-based transistors (SiGe HBT [6], [7],
[12]–[14] or Si CMOS [15]) whose breakdown voltages are
constantly dropping with continuous scaling for higher speed.
While there have been reports of driver circuits in SiGe for op-
tical applications, most of these circuits drop the entire voltage
swing across single transistors and thus cannot exceed the col-
lector–emitter breakdown voltages, and are, hence, limited to a
voltage swing of around 3 V. Kanda et al. used a driven-cas-
code topology in InP HEMT without the timing adjustment
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capacitor [16], and Li and Tsai [17] have recently demonstrated
additional improvement to our original proposed BV-Doubler
topology [20]. A self-biased cascode has been used for RF
power amplifiers to alleviate the breakdown voltage problem
[18]. Li and Tsai have recently demonstrated a self-biasing
modulator driver in CMOS [19], and low-frequency examples
of stacked CMOS with varying gate voltages have been demon-
strated in [20], [21]. Table I compares these works. This paper
offers a 10 Gb/s modulator driver with a novel BV-Doubler
(Multiplier) topology that can generate output voltage swings
twice (multiple times) the transistor breakdown voltages,
without exceeding the nominal operation conditions of any of
the active devices in the circuit [22]. Fig. 1 shows the main idea
and topology. The BV-Doubler topology can be viewed as a
switch that can tolerate output voltage swings up to twice the
transistor breakdown voltage, . Section II investigates
the breakdown mechanisms in bipolar transistors. Section III
describes the evolution of the main idea. In Section IV, the DC
design considerations are described. Section V generalizes the
idea to a BV-Multiplier, and Section VI provides a complete
timing analysis of the design. Sections VII and VIII present the
experimental results.
II. BREAKDOWN VOLTAGE
One of the main limiting factors for using silicon for
high-speed drivers is the low breakdown voltage of fast
silicon-based transistors. As transistors become faster, due
to scaling, they subsequently become less tolerant of high
voltages. In a bipolar implementation, the breakdown voltage
that is of most concern for a driver circuit is the breakdown
voltage across emitter and collector, . For driver design,
the distinction between the two different values reported
is important. One is , and the other .
corresponds to the breakdown voltage of the collector–emitter
when the base is open. is the most commonly reported
value since it corresponds to the worst case scenario (it is the
lowest); however, it is of little value for driver design. The
important values are , which is the breakdown voltage
of the collector–emitter junction with a specified finite base
resistance.
The physical explanation of the dependence of on the
base impedance is as follows. Let us first consider the open base
case for an NPN transistor with a voltage applied to the col-
lector and emitter such that the collector is at higher potential.
Ideally, if the voltage across the collector and emitter is small
enough, the current through the collector and emitter should be
equal to the reverse saturation current of the base–collector junc-
tion. This reverse saturation current injects holes generated in
the collector–base depletion region into the base, where they
0018-9200/$25.00 © 2007 IEEE
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TABLE I
COMPARISON OF MODULATOR DRIVERS
Fig. 1. BV-Doubler topology, which is equivalent to a switch that can tolerate an output voltage swing up to 2BV .
are majority carriers and move to the edge of the base–emitter
depletion region, narrowing the base–emitter depletion region.
The narrower depletion region corresponds to a smaller barrier,
which will allow more electrons to be injected into the base re-
gion. These electrons will be absorbed by the base–collector de-
pletion region, where they accelerate due to the electric field. As
the voltage across the collector and emitter is increased, there
will be a wider base–collector depletion region, thus acceler-
ating electrons to high enough velocities to ionize other atoms
and producing new electron–hole pairs. The new holes will fur-
ther narrow the base–emitter depletion region and make the bar-
rier even smaller, causing more electrons to be injected into the
base region. This will lead to an avalanche breakdown [23], [24].
Now if the base is connected to low impedance, some of the
holes generated in the base–collector junction can be taken out
of the base before reaching the base–emitter depletion region.
This can delay the avalanche breakdown, and we get the fol-
lowing relationship:1
1In the case of the process used for this project, BV was 1.8 V and
BV was >3.0 V for R < 100 
.
In most high-speed drivers, the entire output voltage swing is
across the emitter–collector of one transistor. For these circuits,
even for very low , is still not high enough to accom-
modate many high-speed driver applications such as 10/40 Gb/s
optical MZ modulators. Most such modulators require voltage
swings well in excess of 3.0 V.
III. CIRCUIT CONCEPT
In this section, we offer a solution to achieve high output
voltage swings despite the low BV of high-speed transistors.
This solution will allow output voltage swings up to twice
, which we will name BV-Doubler. We will then gen-
eralize this concept to achieve even higher voltage swings in
Section V.
The first thing that comes to mind is to divide the output
voltage swing between two transistors. This will immediately
resemble a standard cascode topology, as shown in Fig. 2(a).
However, a standard cascode topology does not divide the
output voltage equally on both transistors at all times. In a stan-
dard cascode topology the base of the upper transistor, ,
is kept at a constant voltage, . Due to the exponential
dependence of the collector current on the base–emitter voltage
of the bipolar transistor, the voltage of the emitter of , node
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Fig. 2. The evolution from (a) a standard cascode, to (b) a base driven cascode, to (c) the BV-Doubler topology.
Fig. 3. Simulation of the cascode circuit in Fig. 1(a). This simulation shows that
in a standard cascode, almost the entire output voltage swing appears across the
top transistor.
D, remains relatively constant. Thus, almost the entire voltage
swing appears across only the upper transistor, . Fig. 3
shows a simulation of the cascode in Fig. 2(a). It can be seen in
Fig. 3 that most of the output voltage swing is dropped across
the top transistor .
To solve this problem, we should vary the voltage of the base
of the upper transistor. If this is done in synchronous with the
output voltage, it will be possible to divide the output voltage
equally on the collector–emitter of two transistors, and ,
as shown in Fig. 2(b). The length of the arrows in Fig. 2, qual-
itatively represent the magnitude of the voltage swing. If the
output voltage swing is , then in order to divide the voltage
equally on the two transistors and , node A must have a
voltage swing half of the output voltage swing, i.e.,
Taking into account the difference between the on and off
base–emitter voltages ( versus ) of , the
voltage at the base of will have to vary by
One way to accomplish this voltage swing on the base of is
to use a common-emitter configuration to drive the base of ,
as shown in Fig. 2(c). Transistor will be turned on and off
completely just as and , and all transistors will be turned
on and off synchronously. When transistor is off, voltage
determines the upper voltage of node B, and when is
on, the voltage drop across , i.e.,
determines the lower voltage of the base of . At this point,
we have been able to divide the output voltage swing between
the two transistors, and , in all modes of operation. This
is the basic low-frequency BV-Doubler topology. The overall
BV-Doubler can be viewed as a switch that can tolerate an
output voltage swing 2 . This is shown in Fig. 1.
If the BV-Doubler circuit is implemented as shown in
Fig. 2(c), the delay mismatch between the two signal paths
will result in degraded output waveform. The output wave will
have noticeable kinks in it, as shown in Fig. 4(b). This output
waveform will result in degraded eye diagram and thus high
bit-error rate (BER). This poor waveform is caused by timing
mismatch. As shown in Fig. 4, the signal takes two paths to
the output. The path through is the faster path, mainly due
to the fact that the output resistance of which is around
350 in our implementation, acts as emitter degeneration for
trading gain for bandwidth, resulting in a faster response.
The signal arrives at the output at different times, which causes
kinks on the output waveform. In order to correct the output
waveform, the upper path must be slowed at the base of .
This can be accomplished by introducing a capacitor, , at
node B. By choosing an appropriate value for , the two paths
will have equal time lags and thus the two signals will arrive
at the output node synchronously, improving the quality of the
output waveform.
Fig. 5 shows the simulation results that illustrate the behavior
of the slow and the fast paths. Transistors and are driven
by ideal voltage pulses. Fig. 5(b) shows the output voltage when
the two voltage sources, and , are synchronous. There are
noticeable kinks in Fig. 5(b) due to different response time of
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Fig. 4. (a) There are two signal paths to the output node. (b) Output waveform without capacitor C , and (c) with capacitor C .
Fig. 5. Simulation results with ideal voltage sources. (a) shows the bases of Q and Q driven by voltage sources V and V , and the voltage levels are shown
in the graphs. (b) shows V with V and V in sync. (c) shows V with V delayed 20 ps compared to V . Both voltage sources are square waves with
100-ps pulse width.
transistors and . Fig. 5(c) shows the output voltage when
the upper voltage source, , is delayed by 20 ps compared to
the lower voltage source, . This results in faster and more
monotonic rising and falling edges. In Fig. 4, capacitor acts
as a delay element to slow the signal at the base of . The
addition of an appropriate size is equivalent to delaying the
base of by 20 ps to achieve the best rise and fall time at the
output node.
Without the capacitor , the output voltage does not equally
divide between the collector and emitter of the two output tran-
sistors and at all times. Fig. 6 shows the voltages at nodes
A and B in comparison with with on node B, which
synchronizes the voltages of the three nodes, equally dividing
the output voltage swing between the and . The neces-
sary large spikes of charge at the base of necessary during
the transitions to charge and discharge the base of is provided
by the that acts as a reservoir. A more detailed analysis of
the circuit and the effect of is presented in Section V, which
shows the feasibility and robustness of this approach.
IV. CIRCUIT DESIGN
In this section, the specifics of the prototype BV-Doubler
demonstrated in this paper are reviewed. For this design,
we chose a very conservative maximum of 2.5 V.
To avoid saturation, we made sure that the voltage of the
collector–emitter never went below 0.5 V. This left about
2 V of voltage swing per transistor. Using two transistors, a
single-ended voltage swing of 4 V could be accomplished.
Fig. 7 shows the voltages of all nodes for both when the tran-
sistors are on and when they are off. The SiGe BJTs used for
this design have a of approximately 0.9 V for typical
current levels; however, even though all transistors are of the
same type, during the operation of this circuit, the
of is different than and . In and , is
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Fig. 6. Voltages of nodes V , A, and B with capacitor C in the circuit.
This graphs shows that node B is half the value of V through the entire
switching period and thus the output voltage is equally divided between the two
output transistors Q and Q .
Fig. 7. Voltages of every node in the on and off state.
forced to be zero; however, for since the emitter is floating
(it is connected to the collector of , a high impedance node),
is about 0.7 V. This difference in of the
transistors is important in designing the base driving portion,
which will include setting the values for and .
The input impedance of a MZ modulator is often designed to
be a 50 resistor to ground. Two on-chip 50 resistors were
used to match the load and prevent reflection from the 50
transmission lines connecting the chip to the modulator. There-
fore, the overall resistance seen at the collector of is 25 . In
order to achieve a voltage swing of 4 V at the output node, a total
current of 160 mA is required. Fig. 7 shows the voltages
and node A in on and off states. The extra 0.5 V on node A is
to avoid saturation. The emitter of is kept at a constant 0 V.
The voltages of node A and considering and
of will determine the desired two voltages for node B to be
3.2 V and 1.4 V. The two voltage levels of node B are set by
, , and . When the transistor is off, will
be zero; consequently, the voltage drop across will be zero
and the voltage of node B will be equal to . When is
on, the voltage of node B will be minus the voltage drop
across . In choosing and , care must be taken so that
is small enough to achieve the desired . was set
to 22 (which was a somewhat arbitrary value yet small enough
to satisfy the resistance required for the desired ). Con-
sequently, the current through was set to 80 mA to achieve
the 1.8 V across . The voltage that turns on and off at
node C is lowered with an emitter-follower and fed to the base
of ; in this manner and simultaneously switch on and
off.
After the chip was fabricated, it became evident that was
chosen unnecessarily small, which made the current through
unnecessarily large. A larger of about 90 would have
worked as well. In this case, the current in would have been
reduced from 80 mA to 20 mA, which would have significantly
reduced the power consumption.
The actual circuit is implemented as a fully differential stage,
as depicted in Fig. 8. Several emitter-followers precede the main
driver stage to lower the source impedances and provide the
appropriate DC levels to both main and auxiliary paths. The
pre-driver stage is a differential pair. It generates the 0.9 V
swing needed at the input of the main driver stage, while the
input of the circuit can be anywhere between 0.2–1.0 V. Ad-
ditional resistors and diodes are used in the collectors of these
emitter-followers to avoid excessive and potential break-
down problems. The output driver consists of a main differential
cascode path and an auxiliary differential path with timing ad-
justment capacitors on each side. The resistor lowers the
common-mode DC level seen by the auxiliary path, while it has
no effect on the differential signal as node D is virtual ground.
Capacitor is used to lower the common-mode impedance on
node D to suppress even-mode variations. In the next section, a
detailed analysis of the BV-Doubler stage will be offered.
V. ANALYSIS
In this section, we perform a small-signal analysis of the
output stage dynamics. Even though this circuit operates with
large signals going beyond the linear region of the transistors,
a small-signal analysis can be used to gain insight into the dy-
namics of the circuit, which will help understand and improve
the performance of the circuit. Small-signal analysis can pro-
vide accurate estimates of the switching stages, as the most
sensitive part of the switching operation for an ECL-type cir-
cuit occurs during the linear steering of the stage. It was shown
in [25] and [26] that a pencil-and-paper calculation of a lin-
earized small-signal analysis of an ECL (which operates in the
large-signal regime) can give results with errors smaller than
20%. A more detailed justification for use of small-signal anal-
ysis to approximate the switching time of ECL-type devices is
given in [27].
Fig. 9 is a simplified half-circuit small-signal equivalent of
the output stage. The forward signal path consists of two parallel
paths with different dynamics, the main path and the auxiliary
path. The transfer functions of these paths will be derived.
A. Main Path
The main path consists of an emitter-follower buffer whose
dynamics is nondominant, followed by the common-emitter
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Fig. 8. Full schematic of the implemented circuit. A differential form of the BV-topology was used.
Fig. 9. Half-circuit small-signal equivalent of the output stage.
transistor, , and the common-base transistor, , driving the
output node. It has an inverting small-signal DC gain of
(1)
where is the transconductance of and is the output
load resistance. In our design, for an average
and , we obtain .
The dynamics of the main path is dominated by the pole at
the input of , , approximately given by
(2)
where is the output resistance of the buffer driving the
base, is the physical base resistance of , and is the
base–emitter capacitance of . Since is much greater than
, it has a small effect on the pole frequency and it can
be ignored. With a total base resistance of
and pF, the pole is at 7.6 GHz.
B. Auxiliary Path
The noninverting small-signal DC gain of the auxiliary path
is given by
(3)
where and are the transconductances of and ,
respectively, and is the output resistance of . This path
consists of a common-emitter stage with a gain of
and another highly degenerate common-emitter with a gain of
. The DC gain from the input to the collector of ,
, is approximately one-half of to guarantee equal
division of the voltage swing at the output, as discussed in the
previous section. Our design values are approximately
, , , resulting in .
The auxiliary path has slightly more complex dynamics.
There are two dominant poles and a zero in the auxiliary path.
The first pole is at the input of , , which is given by
(4)
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Fig. 10. Equivalent system for the driver.
where is the source resistance of the emitter-follower
driving and is its physical base resistance.2 With a total
base resistance of and pF, the
pole is at 9.6 GHz.
The timing capacitance, , introduces the second pole in the
auxiliary path, , which is
(5)
Additionally, the total parasitic capacitance on node , , gen-
erates a nondominant pole around the transistor’s cut-off fre-
quency, , and a left-half-plane (LHP) zero at
(6)
From simulations, the total parasitic capacitance on node C was
determined to be pF, combined with ,
the zero is located at 180 MHz.
Hence, the transfer function for the main path can be de-
scribed as
(7)
Similarly, the auxiliary path’s transfer function is modeled as
(8)
C. Complete System and Effect of
The complete system can be modeled as the parallel combi-
nation of these two paths followed by the nondominant output
pole, as shown in Fig. 10. Ignoring the nondominant output pole,
the equivalent transfer function of the resultant system is
(9)
where , and and are new real zeros. It is
noteworthy that the transfer function of the compound system,
, has the same poles as and , but a different
pair of zeros, whose values depend on .
Fig. 11 shows how the real poles and zeros of the overall
system move as a function of (y-axis). As can be seen, ini-
tially we have a right-half-plane (RHP) zero, , whose phase
contribution can degrade the waveform. Increasing quickly
2C primarily affects the auxiliary path since r is greater than R .
Fig. 11. Location of poles and zeros as a function of C .
pushes this zero to higher frequencies and it eventually becomes
a nondominant LHP zero. On the other hand, is initially
nondominant but quickly moves in to become dominant. For-
tunately, moves close to , creating a doublet, and hence
partially compensating and at the optimum point. For
the optimal value of pF, the pole caused by is
at 4.5 GHz, and the new zeros are located at GHz
and THz. The proximity of to (doublet) helps to
counteract the effect of and overall increase the bandwidth of
the system, which consequently improves the output waveform.
VI. GENERALIZED BV-MULTIPLER
The concept introduced in the last section for achieving
output voltage swings twice the breakdown voltage can be
generalized to a multiplier. For example, Fig. 12 shows the
case for an output swing of 3 . In this case, the output
voltage swing is divided among three transistors such that each
transistor experiences a third of the total voltage swing across
its collector–emitter junction, thus achieving an overall voltage
swing of 3 . The bases of the two top transistors need to be
driven. In this case, the base of the middle transistor will swing
by approximately 1 and the base of the top transistor by
2 . To achieve a voltage swing of 2 for the base of
the top transistor, the BV-Doubler topology is used to drive its
base. Just as in the BV-Doubler case, the BV-Tripler will need
timing adjustment at the bases of the three output transistors to
improve the output waveform. This can be corrected by adding
capacitors to the load resistors that drive the bases. In principle,
this idea can be extended to achieve higher voltage output
swings. In general, the timing and voltage level adjustments are
more complex in the case of a tripler and merit further studies.
Also, eventually the breakdown voltage of the pn-junction be-
tween the collector of the top-most transistor and the substrate
will be another limiting factor for this generalization.
VII. CIRCUIT IMPLEMENTATION AND LAYOUT
This circuit was fabricated using IBM’s 0.18- m SiGe
BiCMOS process 7HP. The NPN transistors had an of
120 GHz. A picture of the fabricated chip is shown in Fig. 13.
The dimensions of the chip were 1 mm by 1.2 mm. Only
NPN transistors were used in this design. Fig. 14 shows the
layout of the chip. The signal flows from left to right and
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Fig. 12. BV-Tripler. This circuit can achieve single-ended output voltage
swing three times the BV, and differentially six times BV.
Fig. 13. Chip mounted on a piece of brass. The two left and the two right strips
are the differential input and output 50 
 transmission lines.
both paths go through the center and as close as possible to
avoid noise. A dog-bone structure on the top metal layer was
used to connect all grounds. Due to very high currents at the
output stage, multiple metal layers filled with vias were used to
ensure reliable operation. The output matching 50 resistors,
seen on the entire right side of the layout in Fig. 14, were p+
polysilicon. These resistors provided the lowest capacitance for
a given current. The capacitance on this stage was most crucial
to ensure proper operation at 10 Gb/s. The overall capacitances
introduced by the 50 matching resistors were about 890 fF.
VIII. EXPERIMENTAL RESULTS
A. Setup
The chip could not be directly mounted on a ground plane
because the silicon substrate had to be at a negative supply
Fig. 14. Layout of the chip. The black solid lines show part of the substrate
connections.
Fig. 15. Chip mounted on a piece of brass. The two left and the two right strips
are the differential input and output 50 
 transmission lines.
relative to ground. Thus, it was placed on a low-cost CVD
thick-film diamond (grown by SP3 Diamond Cutting Tools)
for good heat dissipation and electrical insulation. The chip
and the crystal were then placed on a piece of brass. All
three were connected using conductive silver epoxy (Epoxy
Tech. H20E). A PCB (Rogers Corp. RT5880) was attached
to the brass to carry the signals to and from the chip. As
shown in Fig. 13, all the pads were wire-bonded including the
signal input and output pads. Input and output wire-bonds were
directly connected to 50 transmission lines leading to SMA
connectors. Before testing, the chip and the wire-bonds were
covered with thermally conductive and electrically insulative
epoxy (Epoxy Tech. H70E) to allow for better heat dissipation
and protect the die. The chip mounted on a piece of brass covered
with epoxy is shown in Fig. 15. The input was differentially
fed using a pulse pattern generator (Anritsu MP1763C). The
output was connected in many different configurations for
both electrical and optical testing. For electrical testing, a
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Fig. 16. Test setup. Both electrical and optical test were performed simultaneously.
Fig. 17. Electrical eye diagram of one output.
50 GHz oscilloscope sampling head (Agilent 83484A) was
used. A diagram of the setup is shown in Fig. 16.
B. Measurements
The measured differential output swing at 10 Gb/s was be-
tween 7 and 8 V depending on the power supply voltage. The
eye diagram in Fig. 17 is an electrical eye diagram of the single-
ended output of the driver with a 3.8 V swing. For Fig. 17, the
output signal was connected through a bias-T and a 20 dB atten-
uator to the oscilloscope. The power supply was 6.5 V and the
current drawn was 562 mA. The input signal was differential 10
Gb/s with 250 mV swing on each input. The chip was tested for
extended periods both optically and electrically, measuring the
BER. No error was observed running the driver continuously
for more than three days at 10 Gb/s, setting an upper bound of
10 on the BER; this measurement is schematically shown in
Fig. 16.
Fig. 18. Electrical eye diagram of the two differential outputs. The bottom
output is noisier due to poor substrate connection.
C. Substrate Effect
The substrate connections were not connected to the ’s
(the lowest voltage of the circuit). All substrate connections
were connected to a single pad at the bottom right of the chip
as shown in Fig. 14. The reason the substrate was not connected
to was to keep the current sources independent for testing
purposes. The substrate pad was closer to the output pad Out+as
shown in Fig. 14.
This small lack of symmetry, which was the only unsymmet-
rical part of the layout, resulted in a discernible difference in the
performance of the two differential outputs. As it can be seen in
the eye diagram in Fig. 18, the output that is further away from
the substrate pad is noisier than the other output. This signifies
the importance of charge removal from substrates for circuits
with very high currents.
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IX. CONCLUSION
We have shown a novel BV-Doubler topology that can alle-
viate the low breakdown voltage of high-speed silicon devices
for use in high-voltage drivers. This topology divides the output
swing equally on two transistors allowing an output voltage
swing of 2 without exceeding on any single
transistor. This topology differs from the standard cascode by
synchronously driving the base voltage of the upper transistor.
The measured chip had a differential output swing of 8 Vpp
at 10 Gb/s. A very conservative maximum value of was
used in designing this circuit. As shown in [6], this process tech-
nology can sustain a swing as high as 3.2 V, and therefore,
using the same process technology and design, one can achieve
a differential voltage swing up to 12.8 V. One can, in principle,
achieve even higher output swings by extending this idea, as
mentioned in the last section, for output voltage swings as high
as 3 or even higher.
This chip consumed 3.7 W, which was very high, and many
steps were taken to ensure the chip remained within operating
temperature. After the chip was fabricated, it was noticed that
the current in the base driving branch was unnecessarily high.
Simulation showed that the same performance could have been
achieved with at least 30% lower power consumption. A lower
power consumption BV-Doubler based on this concept has been
shown by Li and Tsai [17].
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